The Core Configuration register is described in Table: Core Configuration Register (0x00) and allows you to enable and disable the MIPI CSI-2 RX Controller core and apply a soft reset during core operation.
The Core Configuration register is described in Table: Core Configuration Register (0x00) and allows you to enable and disable the MIPI CSI-2 RX Controller core and apply a soft reset during core operation.