Running the Example Design

Running the Example Design - 2.0 English

SMPTE UHD-SDI TX Subsystem (PG289)

Document ID

PG289

Release Date

2023-05-16

Version

2.0 English

1. Open the Vivado Design Suite and create a new project.

2. In the pop-up window, press Next five times, as shown in This Figure .

Figure 5-5: Creating a New Project
X-Ref Target - Figure 5-5

3. Select the board (ZCU106 supported), as shown below.

Figure 5-6: Select the Board
X-Ref Target - Figure 5-6

4. Click Finish .

5. Click IP Catalog and select the SMPTE UHD-SDI TX Subsystem under Video Connectivity, and double-click on it.

Figure 5-7: Select the SMPTE UHD-SDI TX Subsystem
X-Ref Target - Figure 5-7

For the Application Example Design flow, the IP configuration is based on the options selected in the Application Example Design tab. You can rename the IP component name, which is used as Application Example Design project name.

6. Configure the SMPTE UHD-SDI TX Subsystem Application Example Design tab, as shown in This Figure .

Figure 5-8: SMPTE UHD-SDI TX Subsystem Application Example Design Tab
X-Ref Target - Figure 5-8

7. Click OK . The Generate Output Products dialog box appears.

Figure 5-9: Generate Output Products Dialog
X-Ref Target - Figure 5-9

8. Click Generate .

Note: You can optionally click Skip if you just want to generate the Application Example Design.

9. Right-click the SMPTE UHD-SDI TX Subsystem component under Design source, and click Open IP Example Design .

Figure 5-10: Open the IP Sample Design
X-Ref Target - Figure 5-10

10. Choose the target project location, and then click OK . The IP integrator design is then generated and creates the AMD Vitis™ application. You can choose to Run Synthesis, Implementation, or Generate Bitstream. An overall system IP integrator block diagram of the ZCU106-based example design is as follows.

Figure 5-11: Block diagram of the ZCU106-based Example Design
X-Ref Target - Figure 5-11