Create a Synplify project and instantiate the black-box stub file (created in Vivado) along with the top-level HDL wrapper for the block design in the Synplify project. The block design is treated as a black-box in Synplify.
After the project is synthesized, an HDL or EDIF netlist for the project can be written out for use in a post-synthesis project.