If the design takes more than 1 cycle to complete operation, as most do, a
clock-enable port (ap_ce) can optionally be added to
the config file for the design using the syn.interface.clock_enable
command as described in Interface Configuration.
The operation of the reset is described in Controlling Initialization and Reset Behavior, and can be modified using the RTL Configuration settings.