Starting with FIR Compiler v7.1 (2013.3 version), behavioral simulation models have been replaced with IEEE P1735 Encrypted VHDL. The resulting model is bit and cycle accurate with the final netlist. For more information on simulation, see the Vivado Design Suite User Guide: Logic Simulation (UG900) [Ref 13] .