Systolic Multiply-Accumulate - 7.2 English

FIR Compiler (PG149)

Document ID
PG149
Release Date
2022-10-26
Version
7.2 English

This Figure shows the Systolic Multiply-Accumulate architecture implementing a pipelined Direct-Form filter.

Figure 3-9: Pipelined Direct - Form

X-Ref Target - Figure 3-9

pipelined_direct_form_pg26_pg149.jpg

This Figure shows a multi-MAC implementation for this architecture.

Figure 3-10: Systolic Multi - MAC Implementation

X-Ref Target - Figure 3-10

systolic_multi_pg26_pg149.jpg

The architecture is directly supported by the DSP Slice and results in area-efficient and high performance filter implementations. The structure also extends to exploit coefficient symmetry, thus providing further resource savings.