Versal In-System Debugging - 2022.2 English

Vivado Design Suite User Guide: Programming and Debugging (UG908)

Document ID
Release Date
2022.2 English

While the Xilinx® Versal® ACAP architecture differs from previous FPGA architectures, and uses different debug IP and infrastructure to connect the debug cores the in-system, the debugging flow is similar in many ways to previous FPGA architectures. There are a few differences to be aware of as detailed in this section.