The NVMe TC IP requires two active-Low resets that are synchronized to
core_clk and sw_s_axi_lite_aclk clock domains
respectively.
The NVMe TC IP requires two active-Low resets that are synchronized to
core_clk and sw_s_axi_lite_aclk clock domains
respectively.