Test bench provides the input clocks to the example design and checks for
status once the write and read commands are executed.
If the test passes during simulation, the following message is displayed:
Test Completed SuccessfullyERROR: Test FailedERROR:Test did not complete (timed-out)Figure 1. Test Bench
