DSP - 2024.1 English

Versal Adaptive SoC Design Guide (UG1273)

Document ID
UG1273
Release Date
2024-05-30
Version
2024.1 English

The Versal adaptive SoC includes the DSP58 slice, which is a superset of and backward compatible with the UltraScale+ device DSP48E2 slice. In addition, the Versal adaptive SoC DSP Engine supports floating point operations in a single DSP58 slice and can combine two back-to-back DSP58 slices with dedicated interconnect to build an 18-bit complex multiplier or complex multiply-accumulate (MACC). The DSPFP32 mode in Versal adaptive SoC is supported through the Floating-Point Operator IP or the Vitis HLS tool. If you want to use this mode in your RTL design, update the Floating- Point Operator IP in your migrated design.

AMD supports automated migration of instantiated DSP primitives to the Versal adaptive SoC legacy primitive (DSP48E5). To achieve higher performance and utilization, AMD recommends updating your RTL to the Versal adaptive SoC RTL templates and resynthesizing your design.

For detailed architectural differences, see the Versal Adaptive SoC DSP Engine Architecture Manual (AM004).

Important: To take advantage of the Versal adaptive SoC potential for increasing performance, consider which parts of the datapath can be ported from the PL into the AI Engines. You can optionally use the Model Composer and System Generator flows to compare the PL and AI Engine implementations for designs created with MATLABĀ® and SimulinkĀ® software. For more information, see the Vitis Model Composer User Guide (UG1483).