The AMD PCIe PHY IP core internally instantiates the GTY/GTH transceiver block model, which is highly configurable and tightly integrated with the programmable logic resources.
Note:
UltraScale devices only support the GTH transceiver block
model.