This chapter contains information about the example design provided in the Vivado® Design Suite.
The example design is a design assistant to validate the functionality of the PCIe® PHY IP core. It ensures the connectivity, clock connections, reset sequence, and enablement of rate change based on your selection.