Each port is fully synchronous with a single clock pin for both ports. All port input pins have the setup time referenced to this CLK pin. The output data bus has a clock-to-out time referenced to the CLK pin. Clock polarity is configurable (rising edge by default).