This concludes lab 10. In this lab, you:
- Created AMD Zynq™ AMD UltraScale+™ project using Block Design Containers in IP integrator.
- Converted this project to become a DFX project.
- Added a second Reconfigurable Module for the Reconfigurable Partition.
- Processed the design through synthesis, implementation, and bitstream generation.