Memory IP generates the STG modules as ddr4_tg for native
interface and example_tb_phy for PHY only interface. The STG native
interface generates 100 writes and 100 reads. The STG PHY only interface generates 32
writes and 32 reads. Both address and data increase linearly. Data check is performed
during reads. Data error is reported using the compare_error signal.