- Supports all protocol data widths, address widths, transfer types, and responses
- Transaction-level protocol checking (burst type, length, size, lock type, and cache type)
- Arm® based protocol transaction level checker for tools that support assertion property DUI0534B
- Behavioral SystemVerilog Syntax
- SystemVerilog class-based API
- Synthesizes to nets and constant tie-offs