The Vivado simulator supports the following VHDL generic types (and their Verilog/SV equivalents):
- integer
- real
- string
- boolean
Note: Any other generic type found on mixed language boundary is considered an error.
The Vivado simulator supports the following VHDL generic types (and their Verilog/SV equivalents):