| Verilog options |
Browse to set Verilog include path and to define
macro |
| Generics/Parameters options |
Specify or browse to set the generic/parameter
value |
|
xsim.compile.tcl.pre
|
Tcl file containing set of commands that should
be invoked before launch of compilation |
|
xsim.compile.xvlog.nosort
|
Do not sort Verilog file during
compilation |
|
xsim.compile.xvhdl.nosort
|
Do not sort VHDL file during compilation |
|
xsim.compile.xvlog.relax
|
Relax strict HDL language checking rules |
|
xsim.compile.xvhdl.relax
|
Relax strict HDL language checking rules |
|
xsim.compile.xvlog.more_options
|
More XVLOG compilation options |
|
xsim.compile.xvhdl.more_options
|
More XVHDL compilation options |
|
xsim.compile.xsc.more_options
|
More XSC compilation options |