Troubleshooting Timing Violations - 2021.1 English

Vitis Model Composer Tutorial: (UG1498)

Document ID
Release Date
2021.1 English
Inserting some registers in the combinational path might give better timing results and might help overcome timing violations if any. This can be done by changing latency of the combinational blocks as explained in the following.
  1. Double-click the violated path from the Timing Analyzer window which opens the violated path as shown in the following figure.

  2. Double-click the Mult block to open the Multiplier block parameters window as shown in the following figure.

  3. Under Basic tab, change the latency from 1 to 2 and click OK.
  4. Double-click the System Generator token, and ensure that the Analyzer Type is Timing and click Generate.
  5. After the generation completes, it opens the timing Analyzer table as shown in the following figure. Observe the status pass at the top-right corner. It indicates there are no timing violated paths in the design.