Lab 4: Working with Multi-Rate Systems - 2021.1 English

Vitis Model Composer Tutorial: (UG1498)

Document ID
Release Date
2021.1 English

In this lab exercise, you will learn how to efficiently implement designs with multiple data rates using multiple clock domains.


After completing this lab, you will be able to:

  • Understand the benefits of using multiple clock domains to implement multi-rate designs.
  • Understand how to isolate hierarchies using FIFOs to create safe channels for transferring asynchronous data.
  • How to implement hierarchies with different clocks.


This lab has three primary parts:

  • In Step 1, you will learn how to create hierarchies between the clock domains.
  • In Step 2, you will learn how to add FIFOs between the hierarchies.
  • In Step 3, you will learn how to add separate clock domains for each hierarchy.