Initialization, status, and management registers are accessed through an AXI4-Lite slave interface.
The functional block diagram of the core is shown in the following figure.
Figure 1.
Core Block
Diagram
Initialization, status, and management registers are accessed through an AXI4-Lite slave interface.
The functional block diagram of the core is shown in the following figure.