Clocking - 6.2 English - PG016

The Video Timing Controller core has two clock sources, CLK and S_AXI_ACLK , one for each clock domain. The Video Timing Controller core also has four clock enable sources: CLK , DET_CLKEN , GEN_CLKEN and S_AXI_ACLKEN .