The PS, PMC, and CPM modules are grouped together and configured using the Control, Interface, and Processing System (CIPS) IP core as shown in the following figure.
Note: The Versal ACAP includes multiple power domains. In the PS, the RPU is in the
in the low-power domain (LPD), and the APU is in the full-power domain (FPD). There are
two implementations of the CPM depending on the target device capability: CPM4 that is
compliant with the PCIe Base Specification Revision
4.0 and CPM5 that is compliant with the PCIe Base
Specification Revision 5.0. CPM4 is fully powered by the PL domain while CPM5 is powered
by its own dedicated supply (VCCINT_CPM) as well as the PS LPD.
Figure 1. System-level Interconnect Architecture
