This simple tutorial shows how to do the following:
- Create a Synplify Pro project for the wave generator design.
- Mark nets for debug in the Synplify Pro constraints file and VHDL source files.
- Synthesize the Synplify Pro project to create an EDIF netlist.
- Create an AMD Vivado™ project based on the Synplify Pro netlist.
- Use the Vivado IDE to setup and debug the design from the synthesized design using Synplify Pro.