Constraining the Core - 1.0 English

SmartConnect (PG247)

Document ID
Release Date
1.0 English

In general, the only constraints required when deploying the SmartConnect core is the specification of a clock period constraint for each of the clock signals connected to all aclk inputs of the core. Placement constraints may also be needed when the SmartConnect is required to span across super logic regions (SLRs).