Interrupts - 1.0 English

Each core has one interrupt output. The Interrupt output is level triggered and stays asserted until the interrupt status bits are cleared.