The aclk
input port is used as clock port on
the AXI interface by the AXI4 Debug Hub. All of the AXI signals are
generated or sampled based on the rising edge of the aclk
.
You must connect this to the proper clock source in the design.