This register provides capability to enable/disable the core
operation.
Bit | Default Value | Access Type | Description |
---|---|---|---|
31:1 | 0 | RO | Reserved |
0 | 0 | R/W | Writing 0x1 enables the core operation. |