• The Minimize Power feature minimizes the amount of power needed for the primitive at the possible expense of frequency, phase offset, or duty cycle accuracy.
• When asserted, the power down input pin places the clocking primitive in a low power state, which stops the output clocks.