Simulation when Safe Clock Startup is true is illustrated in This Figure .
This Figure illustrates simulation when Safe Clock Startup is true and Use Clock Sequencing is true, with the required sequence number in the table.
|
IMPORTANT: For cores targeting 7 series or Zynq ® -7000 devices, UNIFAST libraries are not supported. Xilinx IP is tested and qualified with UNISIM libraries only.