This section describes building PLM software using the Vitis™ tool including the build flags to use, the PLM memory layout and PLM reserved memory and registers. To perform the PLM build using the Vitis tool, refer to the Xilinx Embedded Design Tutorials: Versal Adaptive Compute Acceleration Platform (UG1305).