Detailed gate-level floorplanning involves placing individual leaf cells in specific sites on the device.