This chapter contains information about the test bench provided in the Vivado® Design Suite.
This Figure shows the test bench for the AXI to APB Bridge core example design. The top level test bench generates a 200 MHz clock and drives the initial reset to the example design.
