A 300 MHz DDR memory reference clock is generated by the clock generator and connected directly to FPGA bank 66.