This section describes the Xilinx® Versal® adaptive compute acceleration platform (ACAP) ADC DAC Interface IP core and provides an overview of the modules and interfaces. The core architecture is shown in the following figure.
Figure 1. Core Architecture
