The IEEE Standard for SystemVerilog allows only subsets of C and SystemVerilog
data types on the C and SystemVerilog boundary. Provided below are:
- Details on data types supported in Vivado simulator.
- Descriptions of mapping between the C and SystemVerilog data types.