Hard Block Planning for Versal ACAP - 2021.2 English

Vivado Design Suite User Guide: I/O and Clock Planning

Document ID
Release Date
2021.2 English

GT components are updated from Common/Channel to a GT_QUAD granularity for Versal ACAP. To enable some of the GT sharing use cases, GT wizard flows are modified to use the Vivado IP integrator. Use the Vivado IP integrator to build system designs that use single or multiple GT_QUADs. The design entry for custom IP that connects to GT_QUADs is through the Bridge IP, which instantiates, configures, and connects single or multiple GT Quad-based IP through Block Automation. Because GT_QUADs can be shared between multiple IPs, GT_QUAD and REFCLK locations are not assigned in IP Integrator.

The Hard Block Planner provides an intuitive user interface to assign GT_QUAD and REFCLK locations. The Hard Block Planner window groups GT_QUADs under Hard-IPs such as PCIe and DCMAC and provides visual feedback as to the location of the REFCLK with respect to the GT_QUADs. Furthermore, it provides an easy to use mechanism to assign GT_QUADs using the device sites. The Hard Block Planner provides visual feedback in the Device window for location of the REFCLK pins, the GT_QUADs and the Hard-IP blocks. Once you open a synthesized design, it reads and processes netlist objects and collects all hard-IPs available in a design. This planner allows you to cross-probe the location in Device window view for changing or assigning the Site. The Hard Block Planner option in the Windows menu appears only once you open a synthesized design or implemented design.