In this lab, you learn two methods of creating constraints for a design. You must use the AMD Kintex™ 7 CPU Netlist example design that is included in the AMD Vivado™ IDE.
In this lab, you learn two methods of creating constraints for a design. You must use the AMD Kintex™ 7 CPU Netlist example design that is included in the AMD Vivado™ IDE.