SmartLynq+ Module User Guide (UG1514) - Describes the SmartLynq+ Module - UG1514

Document ID: UG1514
Release Date: 2021-03-08
Revision: 1.0 English

Revision History
Overview
Features
Description
Connectors
Host Side
Target Side
Front View
Installing the SmartLynq+ Module
USB 3.0 Host Connection
Minimum Host System Requirements
Default USB 3.0 IP Setting
Windows USB 3.0 Driver Setup
Linux USB 3.0 Setup
Changing the USB 3.0 IP Setting
Ethernet Connection
Changing the Ethernet IP Settings
SmartLynq+ Module Display
JTAG Target Interface
GPIO Target Interface
HSDP Target Interface
Parallel Debug Interface
Regulatory and Compliance Information
Additional Resources and Legal Notices
Xilinx Resources
Documentation Navigator and Design Hubs
References
Please Read: Important Legal Notices

Back to home page