Single Clock Mode - 2.2 English

Ternary CAM Search LogiCORE IP Product Guide (PG318)

Document ID
PG318
Release Date
2021-07-27
Version
2.2 English

Single clock mode is activated by specifying the same value for both LOOKUP_INTERFACE_FREQ and RAM_FREQ. The ram_clk port is not used in single clock mode. The Lookup interfaces, internal RAM and match logic are all clocked on the key_clk.

Note: Single clock mode is recommended for Lookup rates above 300 Mlps.