[Figure 1, callout 22]
The VCU128 evaluation board uses the TI PHY device DP83867ISRGZ (U62) for
Ethernet communications at 10 Mb/s, 100 Mb/s, or 1000 Mb/s. The board supports SGMII
mode only. The PHY connection to a user-provided Ethernet cable is through RJ-45
connector P2, a Wurth 7499111221A with built-in magnetics and status LEDs. On
power-up, or on reset, the PHY is configured to operate in SGMII mode with PHY
address[4:0] = 00011
. The following table lists the
FPGA U1 to U62 DP83867ISRGZ Ethernet PHY connections. This table also shows the net
names for the connections from the FPGA to the Ethernet PHY. ENET_SGMII_IN
correlates with the SGMII_TX ports in the FPGA design, and ENET_SGMII_OUT correlates
with the SGMII_RX ports.
FPGA (U1) Pin | Net Name | I/O Standard | DP83867ISRGZ U62 | |
---|---|---|---|---|
Pin | Name | |||
BG23 | ENET_MDIO | LVCMOS18 | 17 | MDIO |
BN27 | ENET_MDC | LVCMOS18 | 16 | MDC |
BF22 | ENET_PDWN_B_I_INT_B_O | LVCMOS18 | 44 | INT_PWDN |
BH22 | ENET_SGMII_IN_N | LVDS | 28 | TX_D1_SGMII_SIP |
BG22 | ENET_SGMII_IN_P | LVDS | 27 | TX_D0_SGMII_SIN |
BK21 | ENET_SGMII_OUT_N | LVDS | 36 | RX_D3_SGMII_SON |
BJ22 | ENET_SGMII_OUT_P | LVDS | 35 | RX_D2_SGMII_SOP |
BJ27 | ENET_SGMII_CLK_N | LVDS | 34 | RX_D1_SGMII_CON |
BH27 | ENET_SGMII_CLK_P | LVDS | 33 | RX_D0_SGMII_COP |
U65.10 | GEM3_EXP_RESET_B | NA | 43 | RESET_B |
BP27 | ENET_COL_GPIO | LVCMOS18 | 39 | GPIO_2 |
BJ23 | ENET_CLKOUT | LVCMOS18 | 18 | CLK_OUT |