The Xilinx® LogiCORE™ IP XPM CDC core is a constructor that generates various Clock Domain Crossing blocks – Single-bit Array Synchronizer, Asynchronous Reset Synchronizer, Synchronizer via Gray Encoding, Bus Synchronizer with Full Handshake, Pulse Transfer, Single bit Synchronizer, and Synchronous Reset Synchronizer.