Resets on each clock domain can be applied independently. Reset de-assertion must be synchronous to the rising edge of the corresponding clock. The system is not ready for use until reset phase on is completed on all clock domains.
Resets on each clock domain can be applied independently. Reset de-assertion must be synchronous to the rising edge of the corresponding clock. The system is not ready for use until reset phase on is completed on all clock domains.