Functional Simulation Early in the Design Flow - 2023.1 English

Vivado Design Suite User Guide: Design Flows Overview (UG892)

Document ID
Release Date
2023.1 English

Use functional or register transfer level (RTL) simulation to verify syntax and functionality. This first pass simulation is typically performed to verify the RTL or behavioral code and to confirm that the design is functioning as intended.

With larger hierarchical designs, you can simulate individual IP, block designs, or hierarchical modules before testing your complete design. This simulation process makes it easier to debug your code in smaller portions before examining the larger design. When each module simulates as expected, create a top-level design test bench to verify that your entire design functions as planned. Use the same test bench again for the final timing simulation to confirm that your design functions as expected under worst-case delay conditions.

You should use synthesizable HDL constructs for the initial design creation. Do not instantiate specific components unless necessary. This allows for:

  • More readable code
  • Faster and simpler simulation
  • Code portability (the ability to migrate to different device families)
  • Code reuse (the ability to use the same code in future designs)
Tip: You might need to instantiate components if the components cannot be inferred.

Instantiation of components can make your design code architecture specific.