The maximum possible line rate per lane is dependent on device selected.
For details about family/device specific line rate support refer UltraScale Architecture SelectIO Resources User Guide (UG571) [Ref 16] . See the respective AMD 7 series FPGA family device data sheet for details on the upper line rate limits.