Virtex-6 FPGA: Built-In Synchronous FIFO Reset and Input Logic Reset (XCN11015) - To inform Xilinx customers of corrections to the described behavior of specific function blocks within the Virtex -6 FPGA. The affected function blocks include the built-in synchronous FIFO and the input logic registers.