PLL Dynamic Reconfiguration Application Note (XAPP879) - Provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the Spartan-6 FPGA Phase Locked Loop (PLL) through its Dynamic Reconfiguration Port (DRP). - XAPP879

Document ID

XAPP879

Release Date

2011-10-26

Revision

1.1 English