Interfacing the IDT 3.3V Multi-Queue FIFO to a Virtex-II FPGA (XAPP629)
xapp629.pdf
Document ID
XAPP629
Release Date
2002-11-20
Revision
1.1 English