Triple Module Redundancy Design Techniques for Virtex FPGAs Application Note (XAPP197) - This application note outlines the recommended design methodology for constructing and implementing TMR logic within the Virtex architecture. - XAPP197
xapp197.pdf
- Document ID
- XAPP197
- Release Date
- 2006-07-06
- Revision
- 1.0.1 English