Multi-Channel Fractional Sample Rate Conversion Filter Design Using Vivado High-Level Synthesis Application Note (XAPP1236) - Describes the design of a multi-channel fractional sample rate conversion (SRC) filter using the Vivado High-Level Synthesis (HLS) tool, which takes the source code in C++ programming language and generates highly efficient synthesizable Verilog or VHDL code for an FPGA.